## ELT-217, Experiment AD-4x: ADDERS

# **OBJECTIVE**:

To investigate the performance of Adder Circuits both using individual gates and an MSI IC.

## EQUIPMENT NEEDED:

2 ea. - 7400 Quad NAND IC 1 ea. - 7486 Quad XOR IC 1 ea. - 74LS283 4-bit adder IC Analog Discovery Computer breadboard and wire as needed

# GENERAL:

**Before** actually wiring, make a schematic diagram showing which virtual switch and/or virtual LED is connected to what; show all connections and pin numbers. It is strongly recommended that you arrange all switches and LEDs so that they are in order, on the same line, with the MSB at the left and LSB on the right. Include clearly labeled diagrams in your report for each different set-up.

# PROCEDURE:

# Part 1 Using individual gates.

Construct an adder able to add two 2-bit numbers from a half-adder and a full adder built using only XOR and NAND gates. Your test book should show a logic diagram for this 2-bit adder. In your report explain clearly the logic functions occurring and why this has the proper function. Use Three of your virtual LED's to observe the outputs and four virtual data switches to control the inputs. Include in your report a complete wiring diagram, including pin numbers and AD2 connections.

The adder should be able to add two 2-bit binary numbers, A and B, consisting of  $A_1A_0$  &  $B_1B_0$  to get a 3-bit sum consisting of Sum<sub>1</sub>, Sum<sub>0</sub>, and the carry C<sub>out</sub>. In other words:

$$\begin{array}{c} A_1 & A_0 \\ + & B_1 & B_0 \end{array}$$

Verify that your adder is working properly by testing all 16 possible input combinations of numbers A & B. Also show a block diagram in your report of how you could connect half and/or full adders (as blocks) to add one four-bit number to another four-bit number. Figure out how many gates you would need to actually implement your block diagram.

Take a "screen shot" of any one set of data and include it in your report. In your report be sure you clearly indicate which set of data is being tested and the meaning of each relevant switch and LED.

# Part 2 Using a single MSI I.C.,

Use the 74LS283 adder to construct an adder capable of working with two 4-bit binary numbers. Show the wiring diagram clearly in your report. Use eight virtual switches for the data inputs (A<sub>1</sub>-A<sub>4</sub> and B<sub>1</sub>-B<sub>4</sub>). Use one additional virtual switch for the carry in (C<sub>0</sub>). Use five virtual LEDs to show the states of the four Sum Outputs ( $\sum_{1} - \sum_{4}$ ) and the Carry Output (C<sub>4</sub>). It is suggested that all the I/O channels chosen be arranged on your screen so that they are in normal significant bit order with the MSB at the left and the LSB at the right.

Verify the positive-logic addition operation of the 74LS283 for the binary equivalent of the following sets of decimal data:

- a) 4 + 3, Carry in=0
- b) 4 + 3, Carry in = 1
- c) 12 + 3, Carry in=1
- d) 8 + 7, Carry in=0
- e) 9 + 12, Carry in=0
- f) 11 + 3, Carry in=1
- g) other data as assigned by the instructor

Take a "screen shot" of any one set of data and include it in your report. In your report clearly indicate what set of data is being tested and the meaning of each switch and LED.

In your report comment on the differences in using a more versatile MSI chip in place of wiring individual gates.

11/3/19 - dw



# 4-BIT BINARY FULL ADDER WITH FAST CARRY

The SN54/74LS283 is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words  $(A_1 - A_4, B_1 - B_4)$  and a Carry Input (C<sub>0</sub>). It generates the binary Sum outputs  $(\Sigma_1 - \Sigma_4)$  and the Carry Output (C<sub>4</sub>) from the most significant bit. The LS283 operates with either active HIGH or active LOW operands (positive or negative logic).



A <sub>1</sub> -A <sub>4</sub>	Operand A Inputs
В <sub>1</sub> –В <sub>4</sub>	Operand B Inputs
с <sub>0</sub>	Carry Input
$\Sigma_1 - \Sigma_4$	Sum Outputs (Note b)
C <sub>4</sub>	Carry Output (Note b)

# LOADING (Note a) HIGH LOW 1.0 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 0.25 U.L. 10 U.L. 5 (2.5) U.L. 10 U.L. 5 (2.5) U.L.

SN54/74LS283

#### 4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY





#### NOTES:

**PIN NAMES** 

a) 1 TTL Unit Load (U.L.) = 40  $\mu A$  HIGH/1.6 mA LOW.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial

(74) Temperature Ranges.

#### LOGIC DIAGRAM



#### FUNCTIONAL DESCRIPTION

The LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs  $(\Sigma_1 - \Sigma_4)$  and outgoing carry (C4) outputs.

 $\begin{array}{l} C_0 + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) + 8(A_4 + B_4) = \sum_1 + 2\sum_2 \\ + 4\sum_3 + 8\sum_4 + 16C_4 \\ \\ \text{Where: (+) = plus} \end{array}$ 

Due to the symmetry of the binary add function the LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

	C <sub>0</sub>	Α <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Α4	В <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	В4	$\Sigma_1$	Σ <b>2</b>	$\Sigma_{3}$	Σ4	C4	
logic levels	L	L	Н	L	Н	Н	L	L	Н	н	Н	L	L	Н	
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9=19)
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	(carry+5+6=12)

Interchanging inputs of equal weight does not affect the operation, thus C<sub>0</sub>, A<sub>1</sub>, B<sub>1</sub>, can be arbitrarily assigned to pins 7, 5 or 3.

#### Example:

# SN54/74LS283

#### FUNCTIONAL TRUTH TABLE

C (n−1)	A <sub>n</sub>	Bn	Σn	Cn
L	L	L	L	L
L	L	н	н	L
L	Н	L	н	L
L	Н	н	L	Н
н	L	L	Н	L
н	L	Н	L	Н
н	Н	L	L	Н
н	Н	н	Н	н

 $C_1-C_3$  are generated internally  $C_0$  is an external input  $C_4$  is an output generated internally

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Т <sub>А</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits							
Symbol	Parameter			Min	Тур	Max	Unit	Tes	t Conditions	
VIH	Input HIGH Voltage			2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
			54			0.7	V	Guaranteed Input	LOW Voltage for	
۲L	input LOW Voltage		74			0.8	v	All Inputs		
VIK	Input Clamp Diode Volt	tage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} =$	–18 mA	
Veu			54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub>	= MAX, V <sub>IN</sub> = V <sub>IH</sub>	
VOH Output HIGH Voltage			74	2.7	3.5		V	or VIL per Truth T	able	
		5	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	per Truth Table		
		C <sub>0</sub>				20	μΑ		- 271/	
1	Input HIGH Current	Any A or B				40	μΑ	$V_{\rm CC} = 10000$ , $V_{\rm IN} = 2.7$ V		
ЧН		C <sub>0</sub>				0.1	mA	$\lambda = -M \lambda X \lambda = -7.0 \lambda$		
		Any A	Any A or B			0.2	mA	$v_{CC} = wiAA, v_{IN} = 7.0 v$		
		C <sub>0</sub>				-0.4	mA	No - MAY May 0.4 M		
ΠL	Input LOW Current	Any A	A or B			-0.8	mA	$v_{CC} = MAX, V_{IN} = 0.4 V$		
IOS	Short Circuit Current (Note 1)		-20		-100	mA	V <sub>CC</sub> = MAX			
Icc	Power Supply Current Total, Output HIGH				34	mA	V <sub>CC</sub> = MAX			
Total, Output LOW						39				

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

# SN54/74LS283

## AC CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, C <sub>0</sub> Input to Any $\Sigma$ Output		16 15	24 24	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Any A or B Input to $\boldsymbol{\Sigma}$ Outputs		15 15	24 24	ns	C <sub>L</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, C $_0$ Input to C <sub>4</sub> Output		11 11	17 22	ns	Figures 1 & 2
tPLH tPHL	Propagation Delay, Any A or B Input to $C_4$ Output		11 12	17 17	ns	

#### AC WAVEFORMS



Figure 1

